Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

This module implements a high precision version of a custom biquad filter that is capable of realizing many different filter types along with additional the option to specify raw coefficients. The module performs internal smoothing allowing the filters to be updated without introducing clicks. In all cases, the module implements an underlying cascade of second order filters. First order filters are realized by setting some of the second order coefficients to zero.

...

On the processors of 2159x where 8 IIR accelerators are available with dual SHARC+ cores, 4 IIR accelerators are statically reserved for each core. The processing load is distributed as IIRA channels = floorf(numChannels/3) * 2. i.e. if the numChannels are 10 then 6 channels are processed in 4 IIR accelerators in parallel with 4 channels in core processing. On SHARC+ processor, additional memory is allocated for accelerator TCB with size of numAcceleratorChannels*13. Also, a separate coefficient/state buffer is allocated as per the accelerator requirement.

As there is no processing happens if a biquad coefficients are stage is bypassed, IIR Accelerators maybe expensive if the module usage is used with a majority of the biquad stages as bypassed. Please use the BiquadSparseV3 module in that case.

...